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FIELD OF THE INVENTION 
The present invention relates generally to network device 
interface and, more particularly, to an apparatus and method 
for digitally interfacing data channels with a controller over 
a common network bus. 
BACKGROUND OF THE INVENTION 
In many industries today, monitoring systems are used to 
assess either possible system failures or the affects of 
environment and other external forces on an object of 
interest. For example, in the avionics industry, monitoring 
systems are employed to monitor parameters, such as 
strains, acceleration, pressures, corrosion, and temperatures 
at various critical structural locations on aircraft. Similarly, 
such monitoring systems could be used in the automobile 
industry to control and monitor everything from onioff 
occupant controls to drive-train controls and multimedia 
systems. 
Many of these conventional monitoring systems use a 
plurality of remote devices, such as sensors, actuators, and 
subsystems that are placed about the object being monitored 
at the critical locations. Further, many of these conventional 
monitoring systems include either one or several controllers 
connected to each of the remote devices for receiving data 
from the remote devices and sending commands to the 
remote devices. During operation, the controllers acquire 
data from the various sensors. The controllers also activate 
the actuators to perform functions on the object. 
Although these conventional monitoring systems provide 
a way to monitor critical structures of an object, they do have 
some drawbacks. For example, many of the conventional 
monitoring systems use dedicated wiring and signal condi- 
tioning to connect each of the remote devices to the con- 
troller. Additionally, many of the remote devices are typi- 
cally analog, and data received from the remote devices is 
typically in analog form. 
In many industries today, including the avionics and 
automotive industries, the complexity of the network may 
make many conventional monitoring systems impractical 
for a number of reasons. Specifically, the dedicated wiring 
and signal conditioning can be expensive, bulky, heavy and 
hard to install and maintain. This is especially critical in 
aircraft applications, where weight and size concerns are at 
2 
the forefront. Further, in the automotive industry, the added 
wiring may add weight and cost to the car. 
Additionally, as stated, many conventional monitoring 
systems transmit data in an analog format. Typically, analog 
5 signals are susceptible to noise introduced into the signals 
during data transmission. Given that many of the transmitted 
signals have a low amplitude to start with, this noise can 
corrupt the signal and decrease the signal to noise ratio 
levels that cause loss of resolution in the signal. Further, as 
10 many of these remote devices are scattered a fair distance 
from the controller, the electrical lines connecting the 
remote devices to the controller may be sufficiently long to 
cause signal degradation due to DC resistance in the wiring. 
In light of this, it would be advantageous to replace the 
dedicated wiring and the analog transmission with a com- 
mon bus and use digital transmission of data. But, many 
conventional digital networks suffer from a variety of prob- 
lems themselves. For example, many existing digital net- 
works demand complicated protocols requiring processors 
2o and, thus, forcing unacceptably large or costly remote 
devices. Processor based sensing devices may also have 
problems taking samples of analog data, or causing an 
actuator to take an action, at exactly the right time. Com- 
plicated protocols also introduce overhead into the messages 
25 on the bus that are not necessary for data acquisition and 
control. This overhead can severely limit the number of data 
samples that can be transmitted on the bus. These networks 
also have other problems. For example, they generally do 
not support both acquisition and control, and they typically 
30 only support short network lengths. Further, these conven- 
tional networks typically have bulky network device 
interfaces, slow network data rates, or a low network device 
count. Additionally, many computer systems that include 
digital networks do not operate in a time-deterministic 
35 manner. These computer systems generally lack the capa- 
bility to schedule a trigger command to the network com- 
ponents that repeats or is interpreted and executed with any 
precision timing. 
In light of the foregoing, it would be advantageous to 
provide a network system that allows network components 
to digitally communicate over an inexpensive, simple and 
high-speed, yet robust, network line with a simple, low 
overhead message protocol, small component size and low 
45 wire count. The network system would also advantageously 
operate without the use of a microcontroller or processor for 
the network devices. Also, the network system would sup- 
port both acquisition and control, and be capable of acquir- 
ing or converting data simultaneously from the networked 
components. Further, the network system would allow for 
high component counts, longer network lines and insure 
time determinism in a precise manner. 
4o 
SUMMARY OF THE INVENTION 
ss A brief definition of network objects here is necessary to 
understand and avoid confusion in this specification. The 
first network object to be defined is the bus controller. The 
bus controller is network device that sends commands on the 
network bus. All other devices on the network listen to the 
60 bus controller and take actions based on the commands of 
the bus controller. A network device is any device on the 
network that is not a bus controller. A network device is 
often referred to as a remote device throughout this disclo- 
sure. A Network Device Interface (NDI) is a component of 
65 a network device. An NDI listens to the bus controller and 
any other traffic on the bus, and depending on the traffic on 
the network bus, performs an action or causes the network 
US 6,938,106 B2 
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device to perform an action. Most NDIs will be connected 
to at least one or more data channels. A data channel is a 
sensor, an actuator, a sensor and signal conditioning, an 
actuator and signal conditioning, or other analog or digital 
system. A data channel is a component of or is connected to 
the network device. 
As described in greater detail below, the present invention 
remedies these and other problems by providing a network 
device interface (NDI) for connecting various data channels, 
such as sensors, actuators, and subsystems, to a common 
controller for transmission of commands and data to and 
from the data channels and the controller. Importantly, the 
NDI device of the present invention connects various data 
channels to the controller via a common network, thereby 
permitting the various data channels to share the same 
wiring for communicating with the controller. Further, the 
NDI of the present invention can interface to different types 
of data channels, which can be analog-to-digital or digital- 
to-analog or other. Sensors are connected to the NDI as 
analog-to-digital data channels and actuators are connected 
to the NDI as digital-to-analog data channels. The NDI of 
the present invention is capable of taking the digital data 
from an analog-to-digital channel, formatting it according to 
the proper protocol, and transmitting it onto the network 
according to the protocol. The NDI of the present invention 
is also capable of taking digital data from the network, 
providing it as digital data to a Digital-to-Analog converter 
(DIA), and causing the DIA to convert the data to an analog 
signal. It is possible for other embodiments of the NDI to 
accept or produce analog signals directly to and from its data 
channels. By transmitting the data across the network in a 
digital format, the commands and data are less susceptible to 
noise and degradation. 
Further, the NDI device of the present invention operates 
in conjunction with a data protocol that allows the controller 
to communicate with either one or several network devices 
at a time across the network. Importantly, the data protocol 
used by the NDI device of the present invention has a fixed, 
low-level instruction set. Due to the simplicity of the 
protocol, the NDI device of the present invention is not 
required to be a high-level processor. Instead, in one pre- 
ferred embodiment, the NDI device of the present invention 
is a state machine implemented as an Application Specific 
Integrated Circuit (ASIC). An advantage of using a state 
machine to implement the NDI device instead of a micro- 
controller or processor is that many processes can occur 
simultaneously, which aids the NDI device to be time 
deterministic and fast. 
Advantageously, in one embodiment, the present inven- 
tion provides a network device interface capable of com- 
municating commands and data between a controller and a 
data channel using either synchronous or asynchronous 
communication. In this embodiment, the NDI device 
includes a receiver for receiving messages from the control- 
ler via the common digital bus. The NDI device of this 
embodiment further includes an interface for providing 
commands to the associated data channel in response to 
messages received by the receiver and for receiving data 
from the associated data channel. Additionally, the NDI 
device includes a transmitter for transmitting messages to 
the controller via the common digital bus. Importantly, the 
NDI device further includes a synchronous network bus 
clock detector. 
In operation, when data is received from the controller, 
the clock detector of the NDI device of the present invention 
determines whether a clock signal accompanies the data 
from the controller. If a clock signal is present, then the 
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controller is communicating in synchronous mode. In this 
instance, the NDI device uses the clock signal to provide 
commands and data to and receive data from the data 
channel. Further, the transmitter of the NDI device of the 
present invention uses the bus clock signal to transmit data 
to the controller. 
However, if the clock detector of the NDI device does not 
detect a clock signal associated with the data sent from the 
controller, the NDI device determines that the bus controller 
is operating in the asynchronous mode. In this instance, the 
NDI device provides commands and data to and receives 
data from the data channel in an asynchronous mode inde- 
pendent of a bus clock. Further, the transmitter of the NDI 
device of the present invention transmits data to the con- 
troller asynchronously independent of a bus clock in the 
synchronous mode. 
In one embodiment, the controller provides synchronous 
clock signals via a common clock bus. In this instance, the 
clock detector of the present invention receives the synchro- 
nous clock signals and analyses the signals to determine 
whether it is being sent at the same rate as the data bits. If 
so, the clock detector of the network device interface deter- 
mines that the controller is operating in the synchronous 
mode. 
Additionally, in some embodiments, the network device 
interface of the present invention may further include a bit 
rate detector connected to the common digital bus. In this 
embodiment, if the controller is operating in an asynchro- 
nous mode, the controller is transmitting commands and 
data at a certain bit rate. The bit rate detector of the present 
invention detects the bit rate, and the NDI device uses this 
bit rate to send commands and data to the data channel and 
receive data from the data channel. Further, the transmitter 
of the present invention uses the detected bit rate to transmit 
data back to the controller. 
In addition to transmitting data in an asynchronous mode 
at a defined bit rate, the controller may also alter the bit rate 
during communication. In this embodiment, the controller 
may initially transmit a first message to a data channel at a 
predetermined bit rate. In this embodiment, the clock detec- 
tor will not detect a synchronous clock signal, but the bit rate 
detector will detect the first bit rate at which the message is 
transmitted by the controller. Based on this first bit rate, the 
network device interface of the present invention uses this 
bit rate to send commands and data to the data channel and 
receive data from the data channel. Further, the transmitter 
of the present invention uses the detected first bit rate to 
transmit data back to the controller. 
After the first or several messages are sent at the first bit 
rate, the controller may alter the bit rate and send a second 
message at a second bit rate. In this embodiment, the bit rate 
detector of the NDI device will detect the second bit rate at 
which the message is transmitted by the controller. Based on 
this second bit rate, the NDI device of the present invention 
uses this bit rate to receive commands and arguments from 
the bus controller and send data back to the bus controller. 
In one embodiment, the controller may send an example 
message at an altered bit rate from the bit rate previously 
used for sending commands and data. In this embodiment, 
the bit rate detector of the NDI device detects the change in 
bit rate and the transmitter of the NDI device transmits data 
back to the controller at the new bit rate thereby, signifying 
that the bit rate has been altered. Further, in another 
embodiment, the controller may send a baud select com- 
mand that defines the bit rate at which messages are to be 
transmitted. 
US 6,938,106 B2 
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As mentioned, the NDI device of the present invention 
operates in conjunction with a protocol. In one embodiment, 
the protocol uses a plurality of different addresses to address 
either one or several data channels at the same time. For 
protocol uses a logical address to address an individual data 
channel, a group address to address a number of data 
channels, and a global address to address all data channels 
at the same time. In this embodiment, the logical and group 
masks are stored in a memory device associated with the 
NDI device of the present invention. The group masks are an 
efficient way for the NDI device to store a list of group 
addresses for each channel. A group mask is constructed that 
comprises a plurality of bits for each data channel. Each bit 
of the mask is associated with a respective group and has a 
first state indicating that the respective data channel is a 
member of the group and a second state indicating that the 
respective data channel is a nonmember of the group. The 
mask is also stored in the memory associated with the 
network device interface. 
In this embodiment, whenever a command or data is sent 
it will include either a logical, group, or global address. For 
each command or data message that is sent, the address 
associated with the message is analyzed by the NDI device, 
devices of the present invention commence performance of 
the function at each data channel coincident with the tran- 
sition from the unused bit of the address field to the stop bit. 
In addition, as described above, in the synchronous mode, 
in One embodiment Of the present invention, the 5 the controller transmits a synchronous clock signal on the 
digital bus, In this embodiment, the NDI device of 
the present invention may also provide for synchronous 
implementation of commands between several network 
device interfaces by using the synchronous clock signal. 
10 Specifically, in this embodiment, the controller transmits a 
command to a plurality of data channels, where the message 
comprises a plurality of bits having a value defined by a 
transition between first and second states. Further, the con- 
troller transmits a synchronous clock signal comprised of a 
15 plurality of clock pulses from the controller to the plurality 
of data channels simultaneous with the message. In this 
embodiment, the plurality of the network device interfaces 
will commence performance of the command at the same 
predetermined time as defined by a respective clock pulse 
20 which, in turn, is defined based upon a predetermined 
relationship to a respective bit of the message, 
in One embodiment? the network device 
interfaces commence performance in synchronization with 
For 
If the address is global, the NDI device will implement the 25 the first the respective bit Of the 
command, Likewise, if the address is logical and corre- message. Specifically, in One embodiment? the message 
spends to the logical address of a data channel associated transmitted has a plurality Of bits having a defined by 
with the NDI device, the NDI device will implement the a transition between a first state and a second state and the 
of the present invention will determine if a data channel 3o bit. In this embodiment, the network device interfaces 
associated with NDI device is a member of the group defined commence performance Of the command at the Same pre- 
by the group address by analyzing the mask associated with determined time as defined by a respective dock pulse 
the respective data channel. The network device interface which in defined based upon a predetermined 
will only implement the command if the data channel is a relationship to the transition that defines the value of the 
parity bit of the message. 
3s 
tion is capable of operating in either a synchronous or operates in conjunction with a protocol that has a fixed, 
asynchronous mode, ~ ~ ~ ~ h ~ ~ ,  the controller is capable of low-level instruction set that, in turn, allows in some case for 
providing a group address to send a command to a plurality use of simplified controllers and network device interfaces 
of data channels at the same time. A problem arises, 4o on network devices. Specifically, in one embodiment, the 
however, when the NDI devices connected to each data present invention provides a protocol stored on a computer- 
channel are operating in asynchronous mode, in that it is readable medium. The protocol is used for transmitting 
difficult to synchronize them such that they apply the corn- commands and data between a and a network 
pulse 
command, If the address is a group address, the NDI device message defines a sync portion, a message body and a parity 
member of the group having the group address. 
As discussed above, the NDI device of the present inven- As discussed, the NDI device of the present invention 
mand associated with the group address at the Same time to 
the respective data channels connected to them. In light of 45 Importantly, the protocol 
device interface across a common digital network. 
at least One Of a command 
this, in one embodiment, the NDI devices can be and a data structure for sending respective commands and 
synchronized, even though they are operating in asynchro- arguments to data channels. The data structure is also used 
to send data from data channels to the bus controller. nous mode. 
Specifically, in one embodiment of the present invention, In light of this, the present invention also provides a serial, 
the controller transmits a command to a plurality of data SO multiplexed communication system that uses state 
channels, wherein the command comprises a plurality of bits machines. Specifically, the Communication system of the 
having a value defined by a transition between first and present invention includes a controller for issuing a plurality 
second states. In this embodiment, each of the NDI devices of COmmands and a Plurality of data channels for Performing 
of the present invention implementation of the predefined functions in response to the commands. Connect- 
command at the Same predetermined tirne relative to the 55 ing the controller and network device interface is a common 
transition that defines the value of a respective bit of the digital bus for supporting COmmunication therebetween. 
command such that the plurality of network device inter- Further, the communication system includes a plurality of 
faces perform the command simu~taneous~y in a time- network device interfaces, one of which is associated with 
deterministic manner, one further embodiment, the con- each data channel for interconnecting the respective data 
troller transmits a command comprising a sync portion, a 60 channels with the common digital bus. In this embodiment, 
message body and a parity bit, this embodiment, the NDI each network device interface comprises a state machine and 
devices of the present invention commence performance of is independent of a Processor. 
the command coincident with the transition that defines the As mentioned previously, in the synchronous mode, the 
value of the parity bit. Further, in another embodiment, the controller provides a synchronous clock signal across the 
controller transmits a command comprising a start bit, a 65 network bus to the network device interfaces. In the syn- 
command field, an address filed having an unused last bit set chronous mode, the synchronous clock is used as the clock 
to 0, and a stop bit set 1. In this embodiment, the NDI signal for transmitting data. However, some A/D and DIA 
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converters, as well as some signal conditioning devices, 
cannot operate at the clock speed set by the synchronous 
clock. In light of this, in one embodiment of the present 
invention, the network device interface of the present inven- 
tion may include a clock divider. The clock divider may 
either be connected to the synchronous clock signal output 
by the controller or it may be connected to a local oscillator. 
Specifically, in this embodiment, there is a bus controller, 
sending a synchronous clock signal and commands to the 
network devices at one frequency, and NDI devices listening 
to the synchronous clock and data from the bus controller. 
The NDI devices are converting the data and commands 
from the bus controller into the proper format expected by 
the data channels connected to the NDI devices, and the NDI 
devices are simultaneously providing the divided second 
clock signal to data channels, such that the data channels 
operate in accordance with the second clock signal fre- 
quency to convert data while the controller and NDI devices 
operates in accordance with a first clock frequency to send 
commands and data over the network bus. 
In one further embodiment, the NDI device of the present 
invention further includes a method for synchronizing the 
dividers associated with each NDI device with those of all 
other NDI devices connected to the common digital bus. 
Specifically, as stated previously, in some embodiments, the 
controller will send a group address so that a command is 
performed on a plurality of data channels at the same time. 
In order for this to occur, however, all of the clock dividers 
provided to data channels that use the divided clock located 
at each NDI device must be synchronized. In light of this, in 
one embodiment, the controller sends a first clock signal 
across the common digital bus. Further, the controller com- 
mands each of the dividers to synchronize the transmission 
of their respective second clock signals with an edge of the 
first clock signal such that individual second clock signals 
provided by each of the dividers is synchronized with 
respect to the first clock signal to thereby synchronize each 
of the converters. 
In addition to operating in accordance with different clock 
signals, some AID and DIA converters also operate in 
accordance with specialized commands that are different 
from the commands used by the controller. In light of this, 
the network device interface of the present invention may 
include a special feature used to provide the specialized 
commands for the converter. This feature is called command 
translation. As such, during operation, the NDI device of the 
present invention receives commands and data from the 
controller in accordance with a first set of commands and 
converts the command in accordance with a second set of 
commands for application to the converter. Further, the NDI 
device of the present invention may send data received from 
the converter across the common digital bus in accordance 
with the first set of commands. 
The preferred protocol for the NDI devices uses Manches- 
ter encoding of network data bits to help allow miniaturiza- 
tion of the NDI devices. It must be understood that for any 
device to receive asynchronous serial data, it must be able to 
acquire the timing of the data sequence from the serial data 
stream. Normally, the receiver of the serial asynchronous 
data must have a local oscillator to cause its receiver to 
operate, and recover the timing information from the serial 
data. Once the timing information has been extracted, the 
asynchronous receiver is able to receive serial data at certain 
rates, plus or minus a certain deviation from these rates, 
given this local oscillator frequency. Manchester encoding 
of serial data causes a transition from high to low or low to 
high in the center of every bit. This makes it easy to extract 
8 
the necessary timing information from the serial data stream. 
Because it is so easy to extract the timing information from 
the Manchester encoded serial data stream, a relatively large 
deviation from the expected data rate, based on the local 
s oscillator can be tolerated. This tolerance to relatively large 
deviations from the expected data rates allows each NDI 
receiver to use a low accuracy local oscillator to receive the 
Manchester encoded data. Low accuracy local oscillators 
can be made extremely small. Current embodiments of 
i o  adequate local oscillators are only about 1x1.5 millimeters. 
This aids in making miniature NDI devises. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a block diagram of a networked system for 
transmitting commands and data digitally between a con- 
troller and a plurality of data channels via a network bus 
according to one embodiment of the present invention. 
FIG. 2 is a block diagram of the operations preformed to 
transmit commands and data digitally between a controller '' and a plurality of data channels via a network bus according 
to one embodiment of the present invention. 
FIGS. 3A and 3B are generalized block diagrams of a NDI 
device for digitally communicating commands and data 
2s between data channels and a controller across a network bus 
according to one embodiment of the present invention. 
FIG. 4 is a block diagram of the operations performed by 
the NDI to retrieve data from a remote devices and illustrates 
the ability of the NDI device to perform multiple tasks at the 
30 same time while simultaneously communicating with the 
bus controller according to one embodiment of the present 
invention. 
FIG. 5 is a block diagram of the operations performed to 
translate commands sent by a controller to a remote device 
3s into specialized commands used by a converter connected to 
the NDI, such that the controller may communicate with the 
remote device according to one embodiment of the present 
invention. 
FIG. 6 is a block diagram of the operations performed to 
40 determine whether a controller is operating in either a 
synchronous or asynchronous mode according to one 
embodiment of the present invention. 
FIG. 7 is a block diagram of the operations performed to 
determine the bit rate at which a controller is transmitting 
4s commands and data according to one embodiment of the 
present invention. 
FIG. 8 is a block diagram of the operations performed by 
an NDI while the bus controller is assigning logical 
addresses and group addresses to the network device accord- 
FIG. 9 is graphic diagram illustrating the synchronization 
of an internal free running clock provided by the NDI device 
to a data channel in order to synchronize the free running 
ss clocks of multiple data channels attached to the network 
through multiple NDI devices according to one embodiment 
of the present invention. 
FIG. 10 is a schematic diagram of an electrical network 
system according to one embodiment of the present inven- 
FIG. 11Ais a block diagram of the connection of the NDI 
device of the present invention to a successive approxima- 
tion A/D that uses a convert signal from the NDI device to 
acquire data with precise timing, according to one embodi- 
FIG. 11B is a block diagram of the connection of the NDI 
device of the present invention to a digital filter and deci- 
'' ing to one embodiment of the present invention. 
6o tion implemented in an aircraft. 
65 ment of the present invention. 
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mator and a sigmaidelta AID that uses the synchronized 
divided clock and possibly the synchronize signal to acquire 
data with precise timing, according to one embodiment of 
the present invention. 
device of the present invention to a successive approxima- 
tion A/D and signal conditioning with switched capacitor 
filters, where the switched capacitor filters require both the 
convert and divided clock signals to acquire data with 
precise timing, according to one embodiment of the present 10 
invention. 
low-level instruction set. Due to the simplicity of the 
protocol, the NDI device of the present invention is not 
required to be a high-level processor. Instead, in one pre- 
ferred embodiment, the NDI device of the present invention 
FIG, llc is a block diagram of the connection of the NDI 5 is a state machine implemented as an Application Specific 
Integrated Circuit (ASIC). An advantage of using a state 
machine to implement the NDI instead of a micro-controller 
or processor is tha t  many  processes can occur 
simultaneously, which aids the NDI to be time deterministic 
and fast, 
As mentioned above, the NDI of the present invention is 
used as an interface between a common controller and 
various network devices that are connected to the controller 
by a common network. FIG. 1 is an illustration of one 
15 embodiment of the implementation of the interface of the 
The Present invention now Will be described more fully present invention. This illustration is provided so that a more 
hereinafter with reference to the accompanying drawings, in complete of the present invention may be 
which Preferred ~ ~ b o d i m e n t s  of the invention are Shown. appreciated. It must be understood that the present invention 
This invention may, however, be embodied in many different is not limited to this configuration and may be embodied in 
forms and should not be construed as limited to the embodi- 2o many different network systems, ne current embodiment of 
ments set forth herein; rather, these embodiments are pro- the NDI the RHAMIS-HS protoco~, however, other 
vided so that this disclosure will be thorough and complete, embodiments by this disclosure may use other 
and will fully convey the scope of the invention to those protoco~s, 
skilled in the art. Like numbers refer to like elements With regard to FIG, 1,  a general embodiment of a net- 
throughout. 25 worked system 30 in which the present invention is used is 
As described above, many conventional data acquisition shown. Specifically, the networked system includes a master 
and control systems use individual wiring to connect remote controller 32 such as high-level processor or personal corn- 
devices, such as sensors, actuators, and subsystems, to a puter that processes data from and sends commands and data 
central controller for data acquisition and control. Due to the to data channels 34, such as sensors, actuators, and 
large number of remote devices, the total of the individual 3o subsystems, located at desired points in the network. 
DETAILED DESCRIPTION OF THE 
INVENTION 
wiring for each of these devices can be expensive, bulky, 
heavy, and difficult to install and maintain. Further, since 
many of these remote devices are analog, signals to and from 
the remote devices are susceptible to noise and signal 
degradation. 
Importantly, the networked system further includes a net- 
work controller 36 connected between the master controller 
32 and a network bus 38, and either one or several NDI 
devices 40 connected between the network bus and the data 
35 channels. Connecting the network controller and NDI 
As described in greater detail below, the present invention 
remedies these and other problems by providing a network 
device interface (NDI) for connecting various data channels, 
that can be sensors, actuators, and subsystems, to a common 
controller for transmission of commands and data to and 
from the data channels and the controller. Importantly, the 
NDI device of the present invention connects various remote 
devices to the controller via a common network, thereby 
permitting the various remote devices to share the same 
devices to the network bus are respective transmitters, 
42-46, and receivers 48-52. A first transmitter 42 connected 
between the network controller and the network bus trans- 
mits commands and data on the network, while a second 
40 transmitter 44 also connected between the network control- 
ler and network bus may be used in some embodiments to 
transmit a synchronous clock signal. 
In normal operation, the remote devices that are sensors 
are connected to a specific object under study and sense 
wiring for communicating with the controller. Further, the 45 
NDI of the present invention can interface to different types 
of data channels, which can be analog-to-digital or digital- 
to-analog or other. Sensors are connected to the NDI as 
analog-to-digital data channels and actuators are connected 
to the NDI as digital-to-analog data channels. The NDI of 50 
the present invention is capable of taking the digital data 
from an analog-to-digital channel, formatting it according to 
the proper protocol, and transmitting it onto the network 
according to the protocol. The NDI of the present invention 
characteristics of the object such as temperature, strain, flex, 
speed, air flow, etc. Further, the remote devices that are 
actuators are connected to mechanical members and other 
structures to operate on the object under test. One or several 
of the remote devices are connected to a single NDI device 
of the present invention via individual data channels con- 
taining converters and signal conditioning devices. Further, 
either the master controller or the network controller may be 
configured to send data and commands across the network to 
the various network devices. Given that both of these 
is also capable of taking digital data from the network, 
providing it as digital data to a Digital-to-Analog converter 
(DIA), and causing the DIA to convert the data to an analog 
signal. It is possible for other embodiments of the NDI to 
accept or produce analog signals directly to and from its data 
channels. By transmitting the data across the network in a 
digital format, the commands and data are less susceptible to 
noise and degradation. 
Further, the NDI of the present invention operates in 
conjunction with a data protocol that allows the controller to 
communicate with either one or several network devices at 
a time across the network. Importantly, the data protocol 
5s controllers are capable of such action, the generic term bus 
controller is used in the discussion below to describe opera- 
tions that may be performed by either the master or network 
controller. 
With reference to FIG. 2, to acquire data from a sensor or 
60 activate and actuator, the controller sends commands and 
data digitally across the network to the remote devices, 
where the command and data is designated for either one or 
a group of the data channels on the remote devices. (See step 
200). The commands and data are transmitted across the 
65 network using a data protocol. The NDI devices of the 
present invention receive and interpret the data and com- 
used by the NDI device of the present invention has a fixed, mands using the structure of the data protocol. (See step 
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210). Further, the NDI devices of the present invention 
determine whether the commands and data are designated 
for the data channels connected thereto. (See step 220). If so, 
the NDI either acquires data from the designated data 
channel if it is a sensor or commands the data channel to 
perform a conversion if it is an actuator. (See step 230). 
Analog data retrieved from the sensor channels is first 
converted into digital data, (see step 240), and then con- 
verted into the proper format according to the data protocol. 
Further, the digital data is transmitted to the controller. (See 
step 250). 
As illustrated in FIGS. 1 and 2, the NDI device of the 
present invention operates as an interface between the bus 
controller and the data channels. Importantly, the NDI 
device of the present invention is capable of accepting 
digitized, analog data signals from data channels for trans- 
mission across the network bus. The NDI can also accept 
digital data from the bus controller and present it to a data 
channel. Then a DIA converter can change the data to an 
analog signal. It is possible that some data channels would 
accept and use the digital data directly without converting it 
to analog. Some embodiments of an NDI may have an 
analog-to-digital (AD) converter and a DIA converter inte- 
grated into the NDI, thereby being configured to accept or 
present analog signals from or to data channels. The NDI 
device of the present invention also operates in conjunction 
with a selected data protocol to properly receive and decode 
or format and send data efficiently via a network bus. 
Further, the NDI device of the present invention provides 
additional operations and features, such as programmable 
trigger command conversion, and clock signals, that allow 
the controller to communicate with different types of devices 
that compose data channels. Additionally, the NDI device of 
the present invention includes stored information and pro- 
cedures for configuring the data channels connected thereto. 
AID and DIAconverters are examples of components of data 
channels that may need to be programmed or configured. 
The NDI device of the present invention may also provide 
a local clock signal to data channels that is some fraction or 
multiple of the local oscillator or synchronous bus clock. 
The local clock signals of many or all NDI devices on a 
network can be synchronized by the bus controller. Further, 
the NDI device of the present invention operates in con- 
junction with the data protocol to provide a unique logical 
address and group addresses for each of the data channels, 
such that the data channels may be either addressed 
individually, in a synchronized group, or all together. 
In addition to allowing for data communication between 
the controller and remote devices and data channels having 
different configurations, the NDI device of the present 
invention also allows for data communication across the bus 
network using different data transmission modes. 
Specifically, in one mode of the present invention, the NDI 
device of the present invention operates in conjunction with 
the controller in a synchronous mode, in which a synchro- 
nous clock signal provided by the controller is used by the 
NDI device to receive commands and data from the bus 
controller. This same synchronous clock signal is used by 
the NDI to send data to the bus controller or other network 
devices. 
As a note, the NDI devices typically do not transmit the 
synchronous bus clock signal back to the bus controller. 
Instead, the NDI devices typically only clock data out on 
received edges of the synchronous bus clock signal in the 
synchronous mode. Generally, only the bus controller trans- 
mits the synchronous bus clock signal. Further, the bus 
controller will typically include an asynchronous receiver 
for receiving data from the NDI devices. 
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In another mode, which can be the same or different 
embodiment, the NDI device operates in conjunction with 
the controller in an asynchronous mode. In this embodiment, 
the NDI device of the present invention analyzes and 
determines the bit rate at which the controller is transmitting 
data on the network bus and then uses this bit rate to retrieve 
commands and data from the bus controller and send data to 
the bus controller or other network devices. Also in the 
asynchronous mode, the NDI device may still synchronize 
data conversion on data channels located on different NDI 
devices. Data conversion is synchronized on the separate 
data channels by having it occur on or very shortly after the 
changing edge of a special bit in a command from the bus 
controller. 
These and other advantages are realized by the NDI 
device of the present invention; one embodiment of which is 
illustrated in FIGS. 3A and 3B. Specifically, FIG. 3A illus- 
trates a generalized block diagram of a NDI device 40 
according to one embodiment of the present invention. As 
illustrated, the NDI device of the present invention is 
connected between the network bus 38 and remote devices 
34 and 36, such as illustrated previously in FIG. 1. In this 
embodiment, one of the remote devices 34 is a sensor and 
the other remote device 36 is an actuator or similar device. 
Both remote devices contain signal conditioning devices, 58 
and 60, for conditioning analog signals. With regard to 
remote device 34 the signal conditioning 58 is for a sensor 
signal. The signal conditioning for an actuator is shown in 
60. Signal conditioning can include but is not limited to 
amplifiers, filters, attenuators, etc. 
Importantly, connected between the remote devices and 
the NDI device of the present invention are A/D and DIA 
converters, 62 and 64, respectively. The AID converter 62 is 
connected between the NDI device and the sensor 34. The 
A/D converter converts analog signals from the sensor 
channel into digital data for input into the NDI device. 
Similarly, the DIA converter 64 is connected between the 
NDI device and the actuator device 36 and converts digital 
signals from the NDI device into analog signals for input 
into the actuator channel. It is possible that some sensors and 
some actuators could produce or accept digital signals 
directly so that the AID 62 or DIA 64 is not necessary. 
As illustrated previously in FIG. 1, the NDI device of the 
present invention is connected to the network bus via a first 
receiver 50 that receives commands and data from the 
controller. A second receiver 52 is also provided for receiv- 
ing the optional synchronous clock signal from the control- 
ler if the network is operated in synchronous mode. A 
transmitter 46 is also connected between the NDI device of 
the present invention and the network bus for transmitting 
data to the controller. Further, a memory device 66 and a 
local oscillator 68 are connected to the NDI device of the 
present invention. Different embodiments of the NDI device 
could integrate some or all of the following: the receivers, 
transmitters, local oscillator, and memory. 
FIG. 3B provides an illustration of the various control 
logic components of the NDI device 40 according to one 
embodiment of the present invention. Specifically, the NDI 
device of this embodiment of the present invention includes 
ports, 70 and 72, for connecting to the data channels, 34 and 
36. These ports are typically serial ports, but may be parallel 
ports in some embodiments. The ports of the NDI device are 
controlled by individual port controllers, 74 and 76. Data 
lines incorporated in each port include a data output line 78 
referred to as Serial MOSI (master out slave in), a chip 
enable or chip select line 80 referred to as CE, a clock signal 
line 82 referred to as Serial CLK, and a trigger 84. As 
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illustrated, the data output line 78 consists of a configuration define. The communication with this memory device is 
data output line 78a and a data outispecial command out line illustrated in FIG. 3B by the input and output lines from the 
78b. The configuration data output line 78a is used as configuration register 104 to the memory device. The bus 
described later for configuring the data channel at power up. controller will be able to read the memory and write to 
Further, the data outispecial command out line supplies data s various memory locations according to the protocol. The 
from the bus controller to the data channel. The output select logical address and group mask fields in memory are special. 
line 79 toggles a select switch 86 between the configuration They can only be written to by the bus controller immedi- 
data output line and Serial out data line depending on ately after the NDI device has won a Device Inventory 
whether the NDI device is in power up mode or in normal Competition according to the flow diagram in FIG. 8. This 
operation. i o  allows every NDI device to be uniquely identified by the bus 
mentioned, the NDI device of the present invention controller and then the logical addresses and group masks to 
further includes a data stack 88 defined as a plurality of data be assigned. BY mandating that a Device Inventory Corn- 
registers creating a memory. The data stack is used for Petition must be won Prior to writing to these fields, it 
storing digital data acquired from a data channel, A data becomes virtually impossible to accidentally change these 
stack can also be used for storing data from the bus con- 15 values. This same sort of memory protection can be applied 
troller to send to a data channel. The data stack is typically by the NDI device manufacturer to other memory fields. 
operated as a last-in-first-out (LIFO) device, where the last At power up some of the contents of the non-volatile 
value placed in the data stack is the first value retrieved from memory 66 are loaded into the logical and group address 
the stack. This way, no matter what the stack size, data will decoder registers 100, configuration registers 104 for the 
be returned to the bus controller by different NDI devices in 20 Serial ports, 70 and 72, command translation registers in 
the same order. There is minimum delay between putting a port controllers, 74 and 76, and some contents are sent out 
new data value on the top of the stack to when the bus the Serial ports or other parallel ports for configuring data 
controller can read it. However, there would be a large delay channels. There may be other uses for this memory data at 
if the bus controller had to read data from the bottom of a power up. This memory can also be used by the bus 
stack. 25 controller to store user-defined information such as network 
illustrated, associated with the data stack is a stack device installation location, calibration data, etc. The con- 
depth register 90. The stack depth register indicates the tents of this memory are commonly called TEDs which 
number of valid data words in the stack at that time. stands for Transducer Electronic Data Sheet. 
Further, internal to the current embodiment of the NDI Further, the NDI device of the present invention may 
device of the present invention are a status register 92 and 30 include control logic 106 for receiving axmmds and 
a data select multiplexer 94 for each data channel, performing built in testing, calibration, and transitioning the 
Importantly, the status register includes information relating NDI device between a sleep and wake mode. 
to the status of the data channel, such as whether the data As illustrated in FIG. 1, the NDI device of the present 
channel is in a ready mode, whether the data channel 35 invention communicates with a controller across a network 
supports a command, or whether there is a message trans- bus. The discussion of the various operations of the present 
mission error, etc. The data select multiplexer, depending on invention described below are with regard to the NDI 
the data requested, connects either the status register, data device. Detailed operation of the master and network con- 
stack, or stack depth register, to an output data multiplexer trollers is not described herein. However, a complete 
96. The data select multiplexer 94 for each channel is 4o detailed disclosure of the operation of the master controller 
controlled by the respective port controller, 74 and 76. The and network controller is provided in U.S. Provisional 
output data multiplexer 96, in turn, selects between the Patent Application No. 601254,137 entitled: NETWORK 
output of the two remote devices or a device inventory CONTROLLER FOR DIGITALLY CONTROLLING 
register 98. Different embodiments of the NDI device may REMOTE DEVICES VIAA COMMON BUS and filed on 
have different multiplexer arrangements in the NDI device, 45 Dec. 8, 2000. The contents of this patent application are 
but the effect will always be to allow the bus controller to incorporated in its entirety herein by reference. 
access any register for any data channel in an NDI device mentioned, the NDI device of the present invention 
that it needs. provides several advantages. One important aspect of the 
The Device Inventory block 98 is used by the NDI device NDI device of the present invention is self-configuration at 
to execute the Device Inventory operations that are shown in power up of the A/D and D/A converters and the remote 
the flow chart in FIG. 8. devices connected to the NDI device. As illustrated in FIG. 
Further, the NDI device of the present invention also 1, the remote devices connected to the network bus may be 
includes an address decoder 100 and a command decoder numerous and spread far apart making it dificult to config- 
102. As described later below, these decoders receive the ure the devices from a central location. In light of this, in one 
command and data transmitted by the controller, decode the 55 embodiment of the present invention, the NDI device 
commands and data, and determine whether the commands includes data related to the gain, offset, filters, etc. of the 
and data are addressed to one or more of the data channels signal conditioning devices, 58 and 60, and data related to 
connected to the NDI device. If the commands and data are the A/D and DIAconverters stored in the memory device 66, 
addressed for one of the data channels, the NDI device of the (illustrated in FIG. 3A). Specifically, in one embodiment, the 
present invention will operate on the data channel in accor- 60 NDI device of the present invention allows 16,16-bit digital 
dance with the command. The above components are some- words from the memory device to be output each of the 
times referred to herein as a device interface. ports, 70 and 72, at power up. This aspect of the NDI device 
NDI device will include a non-volatile memory indi- of the present invention allows for automatic configuration 
cated in FIG. 3A as memory device 66 that will be used by of off-the-shelf A/D and D1-4 converters. 
the NDI to store the UUID, protocol version, number of data 65 The configuration data stored in the memory device is 
channels, logical addresses, group masks, configuration programmable by the controller. The 16,16-bit words can be 
data, and other data that the manufacturer or user may programmed to be split into 32,8-bit bytes for output by the 
US 6,938,106 B2 
15 16 
ports to the A/D and DIAconverters and signal conditioning. embodiment of the NDI device, this pause is programmable. 
Further, the NDI device of the present invention can be There are two choices. It can be only a few hundred 
programmed by the controller to change the Serial clock 82 nanoseconds long, or it can be programmed to be 6 micro- 
phase and Serial clock 82 polarity at which the configuration seconds long. 
data is output at the ports, 70 and 72. After the pause, a serial transfer occurs. (See step 350). 
In addition to configuring the A/D and DIAconverters and During this Serial transfer a programmable word is clocked 
signal conditioning devices at power up, the NDI device of out on the MOSI line. This programmable word is used to 
the present invention is also configurable to operate with cause special AID converters to output data. An example is 
different types of A/D and DIA converters and signal con- anAD7714. As this serial transfer continues, data is returned 
ditioning devices. Specifically, there are many types of 10 from the data channel to the NDI device. The digital data 
converters, such as successive approximation A/D convert- returned to the NDI device on the MIS0 line is stored in the 
ers and sigmaidelta oversampling converters. These con- in data register 89. 
verters may operate differently in terms of clocking and At the same time operational steps 330,340, and 350 are 
operational delay. Further, some signal conditioning devices, occurring, operational steps 360, 370, and 380 are also 
such as switched capacitor filters and digital anti-alias filters 15 occurring, operation step 360, the contents of the in data 
operate differently in terms of clocking. register 89 are shifted into the top of the data stack. Next, the 
For example, as illustrated in FIG. 1, in the synchronous contents in the top of the data stack are loaded into the 
mode, the controller provides a synchronous clock signal transmitter register. (See step 370). The last operation is for 
across the network bus to the network devices. In the the contents of the transmitter register are transmitted back 
synchronous mode, the synchronous clock signal is used as 2o to the bus controller by the NDI device’s transmitter 46. (See 
the clock signal for transmitting network data. Some A/D step 380). 
5 
converters, such a s h a l o g  Devices’ AD7714 converter need During all of these operations, the NDI interface is 
a continuous clock signal to operate correctly. This clock is providing a continuous clock signal to the data channel, Not 
usually lower frequency than the SYnchronous clock signal all data channels will use this clock but it is available. The 
provided by the controller. In light of this, in one embodi- 25 frequency of this clock is programmable, This clock signal 
ment of the present invention, the NDI device of the present is useful for running devices such as switched capacitor 
invention may include a clock divider 108. The clock divider filters, digital filters, or sigma/delta converters, etc, This 
may either be connected to the synchronous clock signal clock signal continues running even when operational steps 
output by the controller as shown in FIG. 3B or it may be 300-380 are not taking place, 
connected to a local oscillator 68, as illustrated in FIG. 3A. 30 In instances where the Universal Asynchronous Receiver 
This clock signal Provided by the NDI device can be Transmitter (UART) protocol is used, the controller trans- 
clock signal can simultaneously be synchronized in 0% address filed having an unused last bit set to 0, and a stop bit 
several, Or all NDI devices on the bus. In the example in 35 set 1. In this embodiment, the NDI device of the present 
FIG. 9 the internal clock frequency is shown as the invention commences performance of the function at each 
synchronous bus clock frequency. It could actually be any data channel coincident with the transition from the unused 
other fraction of the synchronous bus clock frequency. bit of the address field to the stop bit. 
FIG. 4 is a block diagram of the operations Performed by In addition to clock and delay issues, some AID and DIA 
the NDI in response to one Particular command from the bus 40 converters also require special commands. For example, 
synchronized by the bus controller as shown in FIG. 9. The mits a command comprising a start bit, a command field, an 
controller. This diagram illustrates that the NDI device is 
capable of doing more than one task at a time. The ability of 
the NDI device to do multiple tasks at the same time allows 
the NDI device of the present invention to acquire or control 
Some A/D and D/A converters are programmable to take 
different readings from a sensor, For instance, in one 
application, an A/D converter is connected to a strain gauge 
that Senses strain in three dimensions, Each readable dimen- 
1 Or more data channels at the Same time while simdta- 45 sion is addressable with a separate 16-bit address. Either one 
neously communicating with the bus controller. or all of the measurements for each dimension may be 
With reference to FIG. 4, in operation, the NDI device of accessed by applying the associated 16-bit command to the 
the present invention initially receives a command, (see step converter. It may become burdensome to store all of the bit 
310), such as Trigger and Read command, from the con- commands in the controller and transmit them across the 
troller and interprets the command. If the command and 50 network bus. To simplify operation of the protocol, (as 
address are intended for a data channel on the NDI device discussed below), the NDI of the present invention main- 
the NDI device begins the operations shown in steps 330 and tains these special commands so that they do not have to be 
360 in parallel. Specifically, the NDI device sends a convert kept up with by the controller or sent across the network. In 
signal to the data channel attached to the NDI. (See step light of this, in one embodiment, the NDI of the present 
330). The rising edge of this data pulse occurs at the center 55 invention includes the specialized bit commands associated 
edge of the parity bit at the end of the Trigger and Read with the A/D or DIA converters connected to the NDI. With 
command. The convert signal is provided to latch analog reference to FIGS. 3A and 3B, these commands are origi- 
data into the sample and hold circuitry of an A/D converter, nally stored in the memory device 66, where they are 
or can be used to cause a DIA to start a conversion process. programmable. During power up, these specialized bit com- 
The precise timing of the rising edge of this signal allows 60 mands may be stored in the command decoder 102. 
many data channels to know when to sample Or convert With reference to FIG. 5,  in operation, when a remote 
analog data, even if the network devices are not operating in device having a converter with specialized commands is to 
synchronous mode. be addressed, (to either obtain data from a sensor or in the 
After the convert signal is created, a short pause occurs. case of an actuator, activate the remote device), the control- 
(See step 340). This pause allows the data channel to have 65 ler will send a properly formatted trigger command along 
time to convert the analog signal latched in its sample and with the address of the data channel with the converter. (See 
hold to be converted into a digital value. In the present step 400). (The format of commands is discussed below). 
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When the NDI associated with the data channel receives the 
command and address, (see step 410) the NDI initially 
determines whether the remote device addressed needs 
specialized commands. This is done by comparing the 
address received to the address associated with the data 
stored in the command decoder. (See step 420). Based on the 
address, the NDI of the present invention retrieves the 
proper specialized command from the command translation 
register. (See step 430). The specialized command is then 
applied to the converter to either receive information, in the 
case of a sensor, or activate an actuator corresponding to the 
command. (See step 440). 
As briefly discussed, the controller and the NDI device of 
the present invention are capable of operating in either a 
synchronous or asynchronous mode. In the synchronous 
mode, the controller provides a continuous synchronous 
clock signal. The synchronous clock signal is used by the 
NDI device of the present invention to clock in data from the 
bus controller and to clock data out to the controller. This 
allows the bus controller to pick any data rate between 0 
bitsisec up to some maximum bit rate. 
The NDI device of the present invention can automati- 
cally detect whether the controller is operating in the syn- 
chronous or asynchronous mode. Specifically, with refer- 
ence to FIGS. 3A, 3B, and 6, the NDI device of the present 
invention continuously checks the signal received on the 
second receiver 52 using a clock detector. (See step 500). If 
a synchronous clock signal is present, (see step 510), the 
NDI device of the present invention operates in the syn- 
chronous mode, (see step 520), and uses the synchronous 
clock signal from the controller to clock data in and clock 
data out. However, if the NDI device of the present invention 
does not detect a synchronous clock signal from the second 
receiver 52, (see step 510), the NDI device of the present 
invention operates in asynchronous mode. (See step 530). 
As mentioned above, in asynchronous mode, the control- 
ler may operate at various bit rates. In light of this, in one 
embodiment, the NDI device of the present invention detects 
the bit rate at which the controller is operating. Specifically, 
with reference to FIG. 7, in this embodiment, after the NDI 
device of the present invention determines that the controller 
is operating in asynchronous mode, the NDI device of the 
present invention monitors the bits of the command and data 
transmitted by the controller. (See step 600). The NDI device 
determines the time between receipt of each bit using a bit 
rate detector. After a predetermined number of bits have 
been received having substantially the same time between 
transmissions, (see step 610), the NDI device of the present 
invention chooses and operates at the bit rate of the data 
being sent to the NDI device. (See step 620). Importantly, 
the ability of the NDI device to detect bit rate is advanta- 
geous for fast recovery when there are power glitches in the 
networked system, or where the controller has transitioned 
from synchronous to asynchronous mode. A second impor- 
tant advantage of the automatic synchronous clock detect 
and automatic bit rate detect features is that it allows a single 
type of NDI device to communicate on the network using 
different modes of network communication. Designer of the 
network system can choose the mode of network commu- 
nication that is optimized for the particular application of the 
network system. 
In one further embodiment, the bus controller can com- 
mand the NDI device to receive and transmit data at a 
specific bit rate. The bus controller sends a change bit rate 
command followed by the bit rate the NDI devices is to 
change to. After that the NDI device will receive data from 
and transmit data to the bus controller at the bit rate 
18 
instructed by the bus controller. Further, the controller may 
send an example message at the new bit rate, and the NDI 
of the present invention will change to the new bit rate 
before real commands and data are sent. 
Another advantage of the NDI device of the present is the 
ability of many data channels on many different NDI devices 
on a network bus to sample or convert analog data at 
substantially the same time when communicating to the bus 
controller in the synchronous or asynchronous modes. One 
10 method of synchronization of data sampling or conversion in 
the asynchronous mode is accomplished by having the rising 
edge of convert signal 84, (see FIG. 3B), go high at or very 
shortly after the changing center edge of the convert com- 
mand from the bus controller. Some protocols call a convert 
15 command a trigger command. The ability of the protocol and 
NDI devices to take data or convert data simultaneously 
even in the asynchronous communication mode is called 
isochronous. 
The second method of synchronization data sampling is 
2o by providing synchronized clock signals from each NDI 
device to each data channel associated with each NDI 
device. The clock signals are synchronized by the bus 
controller using the synchronize command, and the NDI 
devices synchronize in response to the command according 
25 to the timing in FIG. 9. That way all data channels using a 
clock signal that has a frequency that is a divided fraction of 
the synchronous bus clock will all be running nearly per- 
fectly synchronously. 
In addition to providing an interface with different types 
of AID and DIA converters and different signal conditioning 
systems and operating in both synchronous and asynchro- 
nous mode, the NDI device of the present invention can also 
save overhead in the transmission of data across the net- 
35 work. Specifically, as illustrated in FIG. 3B, the NDI device 
of the present invention includes a data stack 88. In the case 
where the NDI device is connected to a sensor remote 
device, the data stack is an In Data Stack. The In Data Stack 
contains data received from the data channel. In this 
4o instance, the data stored in the In Data Stack can be read out 
by the controller either one word at a time, (i.e., one register 
at a time), or as a block of data, (i.e., multiple registers at a 
time). Reading a block of data from the data stack at a time 
saves network overhead. 
Further, in instances in which the NDI device of the 
present invention is connected to an actuator remote device, 
the data stack is an Out Data Stack. In this case, the Out Data 
Stack contains data transmitted by the controller to be output 
to the actuator data channel. When a trigger command is sent 
so to the actuator, the actuator performs a digital to analog 
conversion of the word at the top of the data stack, then NDI 
device will pop the stack, and transmit the new word at the 
top of the stack to the DIA. Data words can be written to the 
Out Data Stack individually by the controller or as a block 
55 of words. Writing a block of data to the Out Data Stack 
instead of one a time saves network overhead. 
In addition to the advantages described above, the NDI 
device of the present invention also provides additional 
advantages. Specifically, in one embodiment, the NDI 
60 device of the present invention operates in conjunction with 
a protocol that allows data channels to communicate over a 
simple and high-speed, yet robust, digital multi-drop net- 
work. It must be understood that any applicable protocol 
could be used in conjunction with the NDI device of the 
65 present invention. However, described below is a particular 
protocol that provides several advantages when used in the 
networked system 30 illustrated in FIG. 1. One important 
5 
3o 
45 
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advantage being that the simplicity of the protocol allows 
the NDI device to be implemented as a state machine, as 
opposed to a high-level processor. 
Specifically, the protocol is designed to insure low-level 
communication control interface, (i.e., network controllers 
and NDI devices). The protocol makes possible the devel- 
opment of controller and network device interfaces that are 
highly miniaturized within the network. If the network 
controller and NDI devices are implemented in an Applica- 
tion Specific Integrated Circuit (ASIC) or FPGAworking in 
conjunction with the protocol, the network controller and 
NDI device can respond quickly and efficiently allowing for 
maximized bus efficiency. If the bus controller or NDI 
device is implemented as an ASIC, the bus controller and 
NDI devices can be made very small. 
The protocol of the present invention also has a low- 
overhead command structure. The protocol of the present 
invention does not use a fixed-length message. The length of 
the message varies depending on the command. This, in 
turn, permits the elimination of unnecessary data being 
transmitted if it is not needed to execute a command. In 
addition, the command set is minimal and straightforward 
thus allowing the user to easily pass data through the 
network bus with minimal manipulation. 
As discussed, the NDI device of the present invention 
operates in conjunction with a protocol that has a fixed, 
low-level instruction set that, in turn, allows in some case for 
use of simplified controllers and network device interfaces 
on network devices. Specifically, the low level command set 
allows the NDI devices to be implemented as state machines 
instead of processors or micro-controllers. An example of 
how the low level command set works is given here. If the 
bus controller wants to read a data word from the memory 
of an NDI device it sends a command to the NDI called set 
pointer, then follows the command with the pointer value. 
The NDI decodes the command and sets its memory address 
pointer to be the value sent by the bus controller. The 
memory address pointer only needs to be a register that 
latches the value sent by the bus controller. Next, the bus 
controller will issue the read memory word command to the 
NDI device. The NDI device responds by accessing the 
memory word pointed to by its memory address pointer, and 
transmitting it to the bus controller. If the bus controller 
wants to read a block of data from the memory of the NDI 
it repeats the process multiple times. 
If the command set is a high level command set, the above 
described read process, would be implemented as a read 
special memory block command. The NDI device would 
need to be able know where to set its pointer to access the 
special memory block, set its pointer, know how big the 
special memory block is, and then send the special memory 
block. This protocol offloads many of these tasks, such as 
keeping track of where special memory information is 
stored, and how big the block sizes of the special memory 
information is, and where to store special memory data, 
from the NDI device. These tasks are performed by the bus 
controller instead by stringing low level instructions like set 
memory pointer and read and write memory together. 
As discussed, the NDI device of the present invention 
operates in conjunction with a protocol that has a fixed, 
low-level, and low overhead instruction set that, in turn 
increases the actual data rate on the network bus when used 
with smart sensors and actuator. Network traffic for net- 
working sensors and actuators is different from regular 
computer network traffic. Computer networks need to trans- 
fer large data files or messages from one computer to 
20 
another. Consequently they have checksums and block sizes 
associated with the messages to ensure robust and error free 
data transmission. These checksums and block sizes, or 
other overhead, associated with these computer network 
5 protocols is not a problem because the size of the overhead 
is small compared to the total message size. Network traffic 
for sensors and actuators is different because in many cases, 
most of the messages on the network are very small mes- 
sages with only 16 bits of data. If a block size, checksum, or 
other unnecessary overhead is added to the small 16 bit data 
message, the checksums, blocksize, and other overhead can 
contain more bits than the actual 16 bit data message. This 
effectively reduces the bandwidth of the sensor and actuator 
network bus. The NDI devices of the present invention solve 
15 this problem by using a message protocol that does not add 
any unnecessary overhead such as checksum and block size 
to short 16 bit messages. The only overhead added to these 
short 16 bit messages is a sync pattern to indicate the start 
of a message, a flag bit, and a parity bit. The parity bit is used 
2o to check for errors in the 16 bit message. The flag bit 
indicates if an error condition exists in the sending NDI 
device or associated data channel. 
The protocol of the present invention is typically trans- 
mitted in a Manchester encoded format, but may also be 
25 implemented in a Universal Asynchronous Receiver Trans- 
mitter (UART) format protocol, if needed, to communicate 
with other UART systems. For example, in one embodiment, 
the protocol uses an RS-485 based, multi-drop, Manchester 
encoded protocol referred to as Bi-Phase Sensor and System 
30 (BiSenSys). BiSenSys is an 18-bit high speed, highly effi- 
cient protocol for use in connecting remote devices and 
subsystems together on a digital bus structure that uses 
Manchester encoding. An example of another protocol that 
uses Manchester coding is MIL-STD-1553. Specifically, 
35 each bit of the data is detectable by one detectable transition, 
(i.e., “0” is defined as low to high and “1” is defined as high 
to low). Further, each message consists of a sync pattern, a 
message body, and a parity flag. The BiSenSys transmission 
protocol can be operated in synchronous or asynchronous 
40 mode and the can be implemented to operate at any data rate 
from 1 Hz-10 MHz in the synchronous mode or at 1.25,2.5, 
5.0, and 10.0 megabits per second in asynchronous mode. 
Additionally, the protocol of the present invention may be 
implemented in a UART based protocol. This protocol is 
45 designed to operate at a 1.0 megabit per second data rate and 
uses a 9-bit message format and non-return-to-zero bit 
coding. 
There are at least three types of data frames transmitted 
across the network bus, with the data frames differing 
50 between the BiSenSys protocol and the UART protocol. 
There are 3 types of BiSenSys data frames. The first type is 
a command frame. A command frame consists of a com- 
mand sync pattern followed by 10 Manchester encoded 
address bits, followed by 7 Manchester encoded command 
5s op-code bits, and 1 Manchester encoded parity bit. The 
command sync consists of the one and a half bus bit periods 
high and one and a half bit periods low state on the bus. 
The second type of frame is an argument frame. An 
argument frame begins with a data sync pattern which is 
60 followed by 16 Manchester encoded argument bits, one 
Manchester encoded flag bit, and finally one Manchester 
encoded parity bit. The data sync pattern consists of the one 
and a half bit periods low followed by one and a half bit 
periods high. The last type of BiSenSys frame is the data 
65 frame. Data frames begin with the data sync pattern, which 
is followed by 16 bits of Manchester encoded data, one 
Manchester encoded flat bit, and one Manchester encoded 
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parity bit. The only difference between an argument frame entitled: NETWORK CONTROLLER FOR DIGITALLY 
and a data frame is that argument frames are transmitted by CONTROLLING REMOTE DEVICE VIA A COMMON 
the bus controller data frames are transmitted by network BUS and filed on Dee. 8, 2000. This method uses the 
devices. Arguments are only transmitted by the bus control- Universal Unique Identifier (UUID) associated with each 
ler following certain commands. The commands that require 5 network device, The UUID code is an 80-bit code that is 
an argument to them are defined in the RHAMIS/ unique to every network device and is based on the location 
synchronous mode, it is transmitted in quadrature to the With reference to FIG. 3A, the UUID for network device Manchester encoded bit stream. 
of the present invention are typically stored in the NDI In the case of the UART protocol, the message format 
10 device’s memory device 66. During the determination of the contains 3 or more 11-bit frames. Each message has three logical and group addresses, the controller sends various required frames per message with two additional optional commands to the NDI devices of the present invention frames per message depending on the command issued. The commanding them to access their respective memory first bit in every frame is a start bit (set to 0), and the final device, analyze the individual bits of the UUID and either bit of all frames is a stop bit (set to 1). The first frame in a 
15 respond or remain silent based on whether certain bits are 1 message is an address frame for the UART protocol. It is in or 0. This allows the bus controller to discover the UUID of 
every network device, one network device at a time. Imme- the form of  a start bit, an 8-bit address field, an address bit set to 1, and a stop bit. The second frame in a UART message diately after finding the UUID of a network device, the bus is a command frame. A command frame consists of a start controller will assign logical addresses and group masks to bit, a 7 bit command field, an unused bit, the address bit set 
to 0, and the stop bit. If argument frames belong in the 
UART message, they follow the command frame. They is a flow chart Of the steps taken by a network 
consist of a start bit followed by 8 argument bits, an address device Of the bus 
bit set to 0, and the stop bit, The last frame of a UART controller, to uniquely identify itself to the bus controller. To 
message is a consists of a start bit, 8 bit begin a Device Inventory session NDI devices are enabled 
which is the modulo 2 sum of the address, 25 using the Device Inventory Enable command. This puts the 
command, and data bits with no carry, an address bit set to ND1 in the Device Inventory mode. (See step 700). If 
0, and a stop bit. address “0” (the reserved global address for all devices) is 
In addition to providing a protocol having a low-level specified in the address field, every network device on the 
chronous mode and different transmission protocols, the currently assigned logical address is specified in the address 
present invention also provides a method for assigning field, that network device will put itself into the Device 
BiSenSys protocol. If the bus clock is used in the BiSenSys and date the device was manufactured, 
20 every data channel on that network device. 
an ND1 device, under 
frame, 
instruction set that operates in either synchronous or asyn- 3o bus put into the Device Inventory mode. If a 
unique addresses to each data channel, 
1, in a typical networked system 30, there will be 
data channels connected to a plurality of different NDI 35 to that group 
illustrated in FIG, Inventory mode. If a 
specified in the address 
assigned group address is 
network devices 
put into the Device Inventory 
devices, all of which use a common network bus for mode. 
communication with the bus controller. Further, each of the Various function codes in the Device Inventory command 
network devices may have several data channels or several are used during the UUID word search. The Device Inven- 
tasks that can be commanded by the NDI device, The tory command with the New UUID Word Search function 
protoco~ of the present invention provides three types of 4o code sets all Device Inventory session enabled devices into 
addresses for each data channel of a network device. the UUID Word Search mode. (See step 705). Network 
Specifically, each data channel on each network device can devices on the bus Will not compete in a UUID Word Search 
be assigned an individual logical address, a global address, unless they are in the UUID Word Search mode. Immedi- 
and if configured, a group mask. ately after being commanded into the Word Search Mode, 
proceeds by loading the least 
data channel on a network device or a single c o n t r o ~ ~ a b ~ e  significant bit of the UUID into a first register and a “1” into 
task with a network device. A global address, on the other a second register. (See step 710). When ND1 devices are in 
hand, is recognized by all of the data channels of all of all the “ID Word Search Mode they 
of the network devices, while a group address is recognized UUID Bit function codes. 
by a subset of all of the data channels of all of the network 50 The Master Controller will issue the Device Inventory 
devices. Data channels are not assigned group addresses. command with the UUID Bit Competition, No Dropout 
corresponds to a group address. In this way a single 16-bit on this command. (See step 720). The NDI device will 
The logical address is an address recognized by a single 45 tF ND1 device 
respond to the 
They are assigned group mash .  Each bit in the group mask function code. All NDI devices will make a decision based 
mask can be used to assign a data channel to 16 groups. For proceed to step 730 and make a decision bases on its bit in 
example if the 1”‘ and 3rd bit of the group mask are set to 1, 5s register 1. If this bit is a “1,” (see step 730), the network 
the data channel recognizes itself as belonging to groups 1 device will remain quiet. If this bit is a “0,” the network 
and 3. It will respond to command messages having a group device will transmit a UUID pulse. (See step 740). The 
address of either 1 or 3. These three different addresses are network device will then move the evaluated bit (either a “1” 
important as they allow the controller to either communicate or a “0”) into bit register 2, access its next UUID bit and load 
with an individual data channel of one network device or a 60 it into bit register 1. (See step 760). 
group of data channels, either in the same network device or The Master Controller will listen for UUID pulses trans- 
in several network devices, or with all of the data channels mitted on the bus. When the Master Controller hears a UUID 
of all network devices. Each of these addresses is described pulse it knows at least 1 network device has a ‘‘0” for its 
in detail below. current UUID bit. If the Master Controller hears at least one 
The determination of the logical and group addresses may 65 UUID pulse, the next command it will issue is the Device 
be by any selected method. Apreferred method is described Inventory command with the UUID Bit Competition, 1’s 
in U.S. Provisional Patent Application No. 601254,137 Dropout function code. The NDI device will have to inter- 
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pret the command and make a decision. (See step 720). 
When a network device hears this command and code, it will 
look at its UUID bit in register 2. (See step 780). If this bit 
is a “ l” ,  the network device will exit the current UUID Bit 
Search. If the bit in register 2 is a “O”, the network device 
will look at the bit in register 1, (See step 730), If it is a ‘‘o”, 
As described above, each channel for each network device 
is provided with a logical address that uniquely identifies the 
data channel. Further, there are group addresses that address 
a number of data channels, and a global address that 
address is used for the exchange of global data and com- 
mode and quit in the UUID Word 5 addresses all channels of all network devices, The global 
the network device will transmit a UUID pulse, (See step mands. The group address is an address that is recognized by 
740). If this bit is a “I”, the network device will remain multiple data channels of the network devices. Group 
quiet, The network device will then the bit in register addresses cause one or more data channels to respond to the 
1 into bit register 2, access its next UUID bit and load it into lo same command at the same time. It is possible to have only 
bit register 1. (See step 780). one data channel assigned to a group address. Associated 
If the Master Controller does not hear any UUID pulse on with the group address is a group mask stored in the address 
the bus, the Master Controller will know that all network decoder 100. The group mask is a 16-bit word, where each 
devices still in UUID Word Search mode have a “1” in bit 15 bit set to 1 represents the groups that the data channel 
register 2. In response to this, the next command the Master belongs. 
Controller will issue is the Device Inventory command with As an example, in one embodiment, the global address is 
When a network device receives this command it will OOOOhex is transmitted, all of the NDI devices will follow 
remain in the competition without regard to what is in its 2o the command, This is typically used for resetting the system 
competition will look at bit register 1. (See step 730). If it is addresses are selected in the range of OOOlhex to OOOfhex, 
a “O”, the network device will transmit a UUID pulse. (See In this embodiment, when an address in this range is 
step 740). If it is a “ l” ,  the network device will remain quiet. received by a NDI device, it will the group address 
The network device will move the bit in register 1 into bit 25 with the group mask stored in the address decoder register 
register 2, access its next UUID bit and load it into bit If the bit in the group mask corresponding to the group 
address is set, the NDI device data channel of the present register 1. (See step 760). 
The UUID Bit Competition described in this section is invention will interpret and follow the command associated 
repeated for all 80 UUID bits. The Master Controller will with the group address, F~~ if the group mask 
have to issue a combined total of 81 UUID Bit Competition 30 stored in the device inventory register is 100000001100b in, 
function codes. (See step 750). The Master Controller must the NDI device belongs to group addresses OOOfiex, 
issue the 81’st UUID Bit Competition function code so that 0003hex, and 0002hex, 
the last network devices on the bus can resolve who had the 
winning last bit. The group address scheme is designed to permit the user 
After the ~~~i~~ I~~~~~~~~ command with the UUID Bit 35 to set up time deterministic triggers for groups of sensors or 
competition function codes has been issued for a combined actuators at various sample rates. Table 1 illustrates a group 
the UUID Bit No Dropout function code. assigned OOOOhex, In this embodiment, if the address 
registers. In response to the command devices in the or testing the system, Further, in one embodiment, the group 
total of 81 times there will be only one network device left 
in UUID Word Search mode. This network device is the 
Of 
assignments, and 
having different rates and their group 
the sequence for polling the 
winner, (see step 770). This network device has now been devices. As can be seen from these tables, the data channels 
uniquely identified to the bus controller and will respond 40 Can be grouped together such that they may be triggered 
with the contents of a special memory location. (See step slmultaneously but at different 
780). The high byte of the special memory location will hold 
the protocol revision number, and the low byte will be the 
number of data channels on the network device. The win- 
network device has won by winning all 81-bit competitions. 
When the winning device has received the 81”‘ UUID bit 
rates. 
TABLE 1 
Sample Rate Logical 
ning network device and the bus controller will know the 45 Address Device (Samplesisec) Group Address 
16 Temperature 1 12s 1 
17 Pressure 1 250 1, 2 
competition function code, the device will respond with a 18 Strain 1 500 1, 2, 3 
Bi-Phase compliant data field containing the protocol ver- 19 Strain 2 500 1, 2, 3 
sion number and the number of channels the device has SO 20 Strain3 500 1, 2, 3 
21 Strain 4 500 1, 2, 3 
22 Accelerometer 1 1000 1, 2, 3, 4 
stored in its memory. (See step 780). The bus controller may 
use this information to determine logical address channel 23 Accelerometer 2 1000 1, 2, 3, 4 
assignment in the winning device. The winning network 24 Accelerometer 3 1000 1, 2, 3, 4 
device will unprotect its logical address and group mask 25 Accelerometer 4 1000 1, 2, 3, 4 
memory locations. (See step 790). The bus controller will ss 
assign logical addresses and group masks immediately fol- 
lowing. (See step 800). If the data channel includes a 
plurality of the channels, the Master Controller will assign 
810). After the logical addresses and group masks have been 60 
assigned, the network device will exit the device inventory 
TABLE 2 
logical addresses and group masks to each channel. (See step Command 
Time 
0 
1 msec 
1 msec 
Action 
Issue Trigger Command to Address 1 
Poll Addresses 16  through 25 
Issue Trigger Command to Address 4 
Poll Addresses 22 through 25 
Issue Trigger Command to Address 3 
Poll Addresses 18 through 25 
mode. The bus controller will repeat the UUID word 
searches until all network devices have been discovered, and 
The bus controller knows it has discovered all devices when 65 
the UUID if discovers in the bus is all 1’s. No network 
a logical address and group mask assigned to every channel. 
device will ever have a UUID of all 1’s. 
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TABLE 2-continued 
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TABLE 3-continued 
Command 
Execution 
Time Action 
1 msec 
1 msec 
1 msec 
1 msec 
1 msec 
1 msec Restart Sequence 
Issue Trigger Command to Address 4 
Poll Addresses 22 through 25 
Issue Trigger Command to Address 2 
Poll Addresses 17 through 25 
Issue Trigger Command to Address 4 
Poll Addresses 22 through 25 
Issue Trigger Command to Address 3 
Poll Addresses 18 through 25 
Issue Trigger Command to Address 4 
Poll Addresses 22 through 25 
With regard to the group addresses, if the controller sends 
out a group address, the address decoder 100 and a com- 
mand decoder 102 of the present invention will decode the 
address portion of the command and will compare the group 
address to group mask stored in itself. If the group mask 
indicates that the network device is subject to the group 
address, the proper data channel will perform the command 
associated with the group address on the network device. 
Described above, the addressing methods used with the 
protocol allows the controller to send commands and data to 
either one or several of the network devices, with the 
different forms of data transmitted depending on whether 
BiSenSys or UART is used. Provided below are the com- 
mands typically used to communicate across the network 
bus. As stated previously, the protocol of the present inven- 
tion is designed to maximize efficiency so that the com- 
mands and response messages can vary in length depending 
on the data quantity required to execute any command. In 
order to accomplish this, the protocol of the present inven- 
tion provides three levels of utility. These commands are 
listed in Table 3. 
TABLE 3 
Command 
(hex) Command Description 
00 
01 
02 
03 
04 
os 
06 
07 
08 
09 
OA 
OB 
oc 
ODJJF 
20 
21 
22 
23 
24 
25 
26 
Service Commands 
No o p  
Built in Test 
Reset 
Read Status Register 
Device Inventory Enable 
Device Inventory 
Control Pass 
Wake 
Sleep 
E-Calibration 
Z-Calibration 
Synchronize 
Baud Select 
Reserved 
Data Commands 
Trigger 
Trigger and Read 
Read In-Data Register Word 
Read In-Data Stack Word 
Read In-Data Stack Block 
Query In-DataiOut-Data Stack I 
Write Out-Data Stack Word 
lepth 
Command 
(hex) Command Description 
27 
28 Write Out-Data Stack Block 
29-2F Reserved 
Write Out-Data Stack WordiAcquire to In-Data Register 
Memory Commands 
10 30 Set Memory Pointer 
31 
32 
33 
34 
35 
37 
38 
39-7F Reserved 
Read Memory Word with Current Pointer 
Read Memory Block with Current Pointer 
Write Memory Word with Current Pointer 
Write Memory Block with Current Pointer 
Read Memory Word with Passed Pointer 
15 36 Read Memory Block with Passed Pointer 
Write Memory Word with Passed Pointer 
Write Memory Block with Passed Pointer 
20 One level of commands is the service commands. Service 
commands are intended for network housekeeping, network 
device interface status, power control, calibration, and bus 
master arbitration. These commands are briefly described 
below. For example, the No Op command instructs the NDI 
25 device of the present invention to take no action. The No Op 
command is typically used in initialization of operation or 
by the master or network controller, (see FIG. l), to maintain 
bus control. 
The Built-In-Test (BIT), E-Calibration, and Z-Calibration 
30 commands are used to perform self-test on the NDI devices 
connected to the network bus. For example, the BIT com- 
mand commands the NDI device to perform a check of 
internal circuitry. The E-Calibration command forces an 
excitation calibration, where the input from a sensor net- 
35 work device is replaced with a reference voltage, and the 
NDI device takes a reading to determine the calibration of 
the NDI device at the reference voltage. Similarly, the 
Z-Calibration command initiates a zero calibration 
measurement, where the input for a sensor data channel is 
40 shorted. The NDI device takes a reading to determine the 
offset of the data channel. 
The protocol also includes two types of reset commands, 
namely Reset and Synchronize. The Reset command initial- 
izes all the network device interfaces of the present inven- 
45 tion that are connected to the network bus to a power-up 
state. This Reset command is typically used by the controller 
to reset the bus and network devices when necessary and 
regain control of the network bus. 
The Synchronize command is an important command for 
establishing and maintaining synchronization between sev- 
eral NDI devices. Specifically, as discussed previously, 
some AID and DIA converters require a continuous clock 
signal that is different from the synchronous clock signal 
55 provided by the controller. This clock signal is provided by 
a divider that divides down either the synchronous bus clock 
signal or the clock signal from a local oscillator. This divided 
clock signal is used by the converter to convert data. 
Although the divider provides the proper clock frequency 
6o needed by the converter, the presence of these different 
dividers on the different NDI devices can cause the converter 
on one NDI device to not be synchronized with a converter 
on another NDI device. Specifically, all of the converters 
may be operating at the same frequency, but the dividers 
In light of this, the Synchronize command synchronizes 
the divided clock signal among a plurality of NDI devices. 
65 may be out of phase. 
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Specifically, with reference to FIG. 9, when the divider is 
using the synchronous clock signal and the Synchronize 
command is issued, the NDI device will control its clock 
divider to reset and restart producing the clock signal. All of 
the NDI devices will do the same reset and restart of their 
clock dividers at the same time according to the group or 
global address used in the synchronize command. 
FIGS. l l a ,  l l b ,  and l l c  illustrate alternative embodi- 
ments of how the NDI device of the present invention can be 
attached to and control different data channels. Some data 
channels will only need the convert signal from the NDI 
device to acquire data with precise timing as in FIG. 11A. 
Some data channels will need only the synchronized divided 
clock and possibly the synchronize signal to acquire data 
with precise timing in FIG. 11B. Some data channels, such 
as in FIG. 11C may require both the convert and divided 
clock signals to acquire data with precise timing. 
With reference to FIGS. l lA-llC, the use of the Syn- 
chronize command is illustrated with respect to causing 
switched capacitor filters 126, sigmaidelta A/D converters 
120, or digital filters 118, etc. in the data channels among 
different network devices to all operate synchronously. If the 
clock divider is dividing the local oscillator to produce the 
clock signal, the divider will reset and restart at the center 
edge of the parity bit of the synchronize command. This will 
cause the clock dividers among a plurality of NDI devices to 
synchronize together. It is realized that the clocks will drift 
out of phase over time however because of variations in the 
frequencies of the local oscillators. If the source for the 
clock divider is the bus clock, the clock dividers will 
synchronize according to the timing in FIG. 9, and the 
divided clocks will continue to run synchronously after that. 
The current embodiment of the NDI device provides the 
synchronize signal, 116, 124, and 128, to the data channels 
attached to it to reset or synchronize sigmaidelta A/D 
converters 120, digital filters 118, or other devices. 
With reference to Table 3, the protocol also includes Wake 
and Sleep commands. The Sleep command powers down 
certain portions of the network devices and the Wake 
command powers them up. Further, the protocol includes the 
Read Status Register command. This command provokes a 
read of the status register of the NDI device and provides 
information, such as whether the network device is busy, 
whether it supports certain commands, whether the control- 
ler requested to much or too little data from the data stack, 
whether message transmission errors have occurred, 
whether the memory is unprotected, etc. 
The Control Pass command is used by the master and 
network controllers to establish which bus controller is in 
control of the bus, if there is more than one bus controller on 
the network bus. Further, the Baud Select command can be 
used by the controller to change the baud rate on the network 
bus when operating in the asynchronous mode. 
The Device Inventory Enable command and the Device 
Inventory command were previously discussed in relation to 
the unique identification of every network device and the 
assignment of logical addresses and group masks to the data 
channels. The Device Inventory Enable command selects 
groups of network devices to be inventoried. The Device 
Inventory command is used to control most actions associ- 
ated with identifying network devices and assigning logical 
addresses and group masks. The command is different in that 
the address field of the command is used to direct various 
device inventory functions within a device. For example, 
these functions include entering into a new Word Search 
competition and the actions associated with No Dropout and 
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1’s Dropout. Further, the commands include reading from 
the memory of the device that won the Word Search and 
writing the logical addresses and group masks. 
A second type of commands is data type commands. 
These commands are tailored for time-deterministic data 
acquisition and control. Network efficiency is maximized by 
permitting NDI devices to move one data point directly or 
more than one data point as defined-length block transfers. 
For example, the Trigger command is used by the controller 
to initiate an incoming data measurement in a sensor data 
channel or cause a data conversion to a physical quantity in 
an actuator data channel. With reference to FIG. 3B, each of 
the channels of the network device interface of the present 
invention includes an In-Data Register 89 and an In-Data 
Stack 88. When the Trigger command is received by the NDI 
device, the contents of the In-Data register are pushed to the 
top of its In-Data stack. It will then take a new reading from 
the data channel. When finished reading, the new reading 
will be in the In-Data register. The bus controller will 
normally read data from the in-data stack. 
While acquiring data from the In-Data stack causes a 
latency of one or more sample in the sensor reading sent to 
the bus controller, this arrangement allows Read-in-data- 
stack commands to be issued to a sensor data channel 
immediately after a Trigger command. Read in-data stack 
commands read data from the in data stack. This, in turn, 
allows maximum use of the network bus bandwidth, which 
is important where sensor data channels have long conver- 
sion times. This also simplifies the Trigger and Read com- 
mand set that the user must write because pauses do not need 
to be included before reading from the in-data stack. 
The Read In-Data Register Word command permits read- 
ing data from the In-Data register immediately after it 
becomes available from the data channel. The bus controller 
must not try to read from this register before the data 
becomes valid. In the case where the network device is an 
actuator, the NDI device will command a data conversion on 
the value at the top of the Out Data Stack and then pop the 
Out Data stack. In the currently implemented embodiment 
of the NDI device, not shown here, there is not out-data 
stack in the NDI device. The data is sent from the bus 
controller to the NDI device and straight to the DIA con- 
verter or data channel without passing through a data stack. 
However the DIA or data channel connected to the NDI 
device has a register to hold the data which serves as an 
out-data stack with a size of one stack word. 
As discussed, the Trigger and Read command is used to 
initiate a measurement cycle of a data channel and imme- 
diately transmit the results of the previous measurement on 
the network bus. In response to this command, the NDI 
device of the present invention simultaneously pushes the 
contents of the In-Data register onto the In-Data stack, 
begins a new measurement cycle, and begins transmitting 
the contents of the top of the In-Data stack. The push to the 
In-Data stack will occur before and during the transmission 
of the data sync pattern of the command. In this way, the 
result of the previous measurement will be valid and in the 
data stack when the transmitter section of the NDI device 
accesses it for transmission. The data sample is then trans- 
mitted across the network bus while a new measurement is 
taken. 
With regard to the read commands, the Read In-Data 
Register Word command initiates a read directly from the 
In-Data register. The NDI device places the contents of the 
In-Data register on the network bus. The Read In-Data Stack 
Word command is used to read a data word from the top of 
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the In-Data stack. In this instance, the NDI device of the 
present invention responds by outputting the newest data 
word from the data stack onto the network bus and older data 
is shifted to the top of the stack. 
each channel of the NDI device of the present invention 
includes several registers. The Query In-DataiOut-Data 
Stack Depth command is used to determine how many valid 
data words are on the In-Data or Out-Data stack, In this 
mand. These commands operate similar to those above, 
except the pointer is provided as an argument following the 
command. These commands are: Read Memory Word With 
Passed Pointer, Read Memory Block With Passed Pointer, 
Memory Block With Passed Pointer. 
As stated previous1y2 the ND1 device Of the present 
invention provides for digital communication of commands 
and data between a controller and various network devices 
A illustrated in FIG, 3B, the data stack associated with 5 Write Memory Word With Passed Pointer, and Write 
instance, the NDI device ofthe present invention keeps track 10 
of the number of valid data words in its stack depth register, 
a network bus. With regard to lo, a networked 
the ND1 device Of the present inven- system 
The value of this register is transmitted to the bus controller tion is illustrated in an aircraft 10. In this embodiment, a 
by the NDI device when commanded by the bus controller, network is used to monitor various critical structural loca- 
tions. Located on the aircraft are network devices to measure 
The Write out-Data Stack Word command directs the 1~ strains 12, such as wing root, wing surface, tail root, tail cord 
NDI device of the present invention to write a data word to and landing gear strains, and accelerations 14, such as wing 
Stack Word/Acquire To Register command further 16 to monitor the pressure at various critical strut- 
directs the NDI device to simultaneously acquire data from tural locations, such as critical belly pressures for sonic 
the data channel and put it into the In-Data register. If the 2o fatigue, as well as key corrosion locations 18 for radar, 
output signal to the data channel is connected to input to the landing gear and leading edges, and engine casing tempera- 
ND1 from the data to tures 20. In this embodiment, all of the network devices are 
echo data sent to the actuator back to the bus controller. connected to a 
Data Stack Block command directs the NDI device to write 25 to reduce susceptibility to noise, 
multiple data words to the Out-Data stack. 
the top Of the out-Data stack. Further, the Write out-Data tip and tail tip accelerations, Further, the network includes 
this command can be 
bus, thereby eliminating 
to the Write out-Data Stack Word, the Write Out- wiring, Further, data and are transmitted digitally 
Additionally, the preferred protocol for the NDI devices 
uses Manchester encoding of network data bits to help allow 
that for any device to receive asynchronous serial data, it 
In addition to the service and data type commands~ the 
to 'pecific 
protocol Of the present invention memory miniaturization of the NDI devices, It must be understood 
defined memory locations Or functions to which data can be 30 must be able to acquire the timing of the data sequence from 
written Or read. This permits random the serial data stream, Normally, the receiver of the serial 
commands. These commands permit 
data to 
be transferred between One system and another asynchronous data must have a local oscillator to cause its 
with little overhead. It also permits direct memory access receiver to operate, and the timing information from 
the serial data. Once the timing information has been and/or one or more data buffers blocks to be moved. 
For example, the COmmnd Set Memory Pointer sets the 35 extracted, the asynchronous receiver is able to receive serial 
memory address Pointer within the NDI device. The Read data at certain rates, plus or minus a certain deviation from 
Memory Word With Current Pointer COmmnd is used to these rates, given this local oscillator frequency. Manchester 
read a single word from memory Pointed at by the memory encoding of serial data causes a transition from high to low 
address Pointer. The Read Memory Block With Current or low to high in the center of every bit. This makes it easy 
Pointer is used to read a block of data words from memory 40 to extract the necessary timing information from the serial 
starting at the memory word Pointed to by the current value data stream. Because it is so easy to extract the timing 
of memory address Pointer. An argument Passed with the information from the Manchester encoded serial data 
COmmnd to the NDI device instructs the NDI device as to stream, a relatively large deviation from the expected data 
how many data words are to be read. After each memory rate, based on the local oscillator can be tolerated. This 
word is sent to the bus controller by the NDI device, the 45 tolerance to relatively large deviations from the expected 
memory Pointer is automatically incremented by one. l h n  data rates allows each NDI receiver to use a low accuracy 
the next memory word is transmitted. This Process is local oscillator to receive the Manchester encoded data. Low 
repeated until the number of memory words requested by the accuracy local oscillators can be made extremely small. 
bus controller has been transmitted. Current embodiments of adequate local oscillators are only 
The protocol of the present invention also includes write 50 about 1x1.5 millimeters. This aids in making miniature NDI 
memory commands. Specifically, the Write Memory Word devises. 
With Current Pointer command writes a single word into Many modifications and other embodiments of the inven- 
memory. The NDI device Will write the argument accom- tion will come to mind to one skilled in the art to which this 
PanYing the axmmd into memory at the location currently invention pertains having the benefit of the teachings pre- 
Pointed to by the memory address Pointer. The Write ss sented in the foregoing descriptions and the associated 
Memory Block With Current Pointer command, on the other drawings. Therefore, it is to be understood that the invention 
hand, writes a block of data words into memory. The NDI is not to be limited to the specific embodiments disclosed 
accompanying the am~mand into memory beginning at the to be included within the scope of the appended claims. 
location currently Pointed to by the memory address Pointer. 60 Although specific terms are employed herein, they are used 
After each word is written, the memory address Pointer is in a generic and descriptive sense only and not for purposes 
incremented by one. This process is repeated until all of the of limitation. 
words have been written into the memory. What is claimed is: 
Similar to the commands just described, the protocol of 1. A protocol stored on a computer-readable medium for 
the present invention includes commands for reading and 65 transmitting commands and data between a bus controller 
writing words and blocks of data from and into memory and a network device interface across a common digital 
using a pointer sent by the controller along with the com- network, wherein said protocol comprises a set of low level 
device Of the present invention will write the arguments and that modifications and other embodiments are intended 
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instructions for sending respective commands and data such 
that it is possible to implement at least one of the bus 
controller and the network device interface as a state 
machine, wherein said protocol uses messages having bit 
lengths that vary based on at least one of the command and 
data being transmitted in the message. 
2. Aprotocol according to claim 1, wherein said protocol 
comprises a set of low level instructions such that one of the 
instructions cause at least one of the bus controller and 
network device interface to perform a single operation only. 
3. Aprotocol according to claim 1, wherein said protocol 
uses low level instructions requiring less processing such 
that at least one of the NDI device and the bus controller is 
a state machine implemented as either an Application Spe- 
cific Integrated Circuit (ASIC) or a field programmable gate 
array (FPGA). 
4. Aprotocol according to claim 1, wherein said protocol 
includes at least one of a command and a data structure for 
sending respective commands and arguments to the network 
device. 
5. Aprotocol according to claim 1, wherein said protocol 
uses messages that are independent of an information rep- 
resenting a block size for the message or a checksum for the 
message. 
6. Aprotocol according to claim 1, wherein said protocol 
uses messages that contain data representing a sync pattern 
that is used to synchronize with the message. 
7. Aprotocol according to claim 1, wherein said protocol 
uses messages that contain data representing a flag bit that 
indicates if an error condition exists in the network device 
interface. 
8. Aprotocol according to claim 1, wherein said protocol 
uses messages that contain data representing at least one 
parity bit that is used to check for errors in the message. 
9. Aprotocol according to claim 1, wherein if a command 
includes more than one instruction, said protocol separates 
the command into each separate instruction and sends each 
instruction one at a time. 
10. Aprotocol according to claim 1, wherein said protocol 
is transmitted in one of a Manchester encoded format and a 
Universal Asynchronous Receiver Transmitter (UART) for- 
mat protocol. 
11. Aprotocol according to claim 1, wherein said protocol 
sends commands in the form of a command frame compris- 
ing: 
bits representing a command sync pattern; 
bits representing an encoded address; 
bits representing an encoded command; and 
an encoded parity bit. 
24. A method according to claim 14, wherein said trans- 
bits representing a command sync pattern; 
bits representing an encoded address; 
bits representing an encoded command; and 
an encoded parity bit. 
12, Aprotocol according to claim 1, wherein said protocol 
sends argument information in an argument frame compris- mitting step sends argument information in an argument 
frame comprising: ing: 
bits representing a data sync pattern; 
bits representing an encoded argument; 
an encoded flag bit; and 
an encoded parity bit. 
13. Aprotocol according to claim 1, wherein said protocol 
bits representing a data sync pattern; 
bits representing encoded data; 
an encoded flag bit; and 
an encoded parity bit. 
14. A method for transmitting commands and data 65 
bits representing a data sync pattern; 
bits representing an encoded argument; 
an encoded flag bit; and 
an encoded parity bit. 
25. A method according to claim 14, wherein said trans- 
mitting step sends data information in a data frame com- 
5s 
sends data information in a data frame comprising: 
60 prising: 
bits representing a data sync pattern; 
bits representing encoded data; 
an encoded flag bit; and 
an encoded parity bit. 
between a bus controller and a network device interface 
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transmitting commands and data using a set of low level 
instructions such that it is possible to implement at least one 
of the bus controller and the network device interface as a 
state machine, wherein said transmitting step uses protocol 
having messages with bit lengths that vary based on at least 
one of the command and data being transmitted in the 
message. 
15. A method according to claim 14, wherein said trans- 
mitting step comprises transmitting commands and data 
using a set of low level instructions such that one instruction 
causes at least one of the bus controller and network device 
interface to perform a single operation only. 
16. A method according to claim 14, wherein said trans- 
mitting step uses protocol that includes at least one of a 
command and a data structure for sending respective com- 
mands and arguments to the network device. 
17. A method according to claim 14, wherein said trans- 
mitting step uses protocol that contains messages that are 
independent of an information representing a block size for 
the message or a checksum for the message. 
18. A method according to claim 14, wherein said trans- 
mitting step uses protocol containing messages that contain 
data representing a sync pattern that is used to synchronize 
with the message. 
19. A method according to claim 14, wherein said trans- 
mitting step uses protocol containing messages that contain 
data representing a flag bit that indicates if an error condition 
exists in the network device interface. 
20. A method according to claim 14, wherein said trans- 
mitting step uses protocol containing messages that contain 
data representing at least one parity bit that is used to check 
for errors in the message. 
21. A method according to claim 14, wherein in said 
transmitting step if a command includes more than one 
instruction, said transmitting step separates the command 
into each separate instruction and sends each instruction one 
at a time. 
22. A method according to claim 14, wherein said trans- 
mitting step transmits commands and data in one of a 
Manchester encoded format and a Universal Asynchronous 
Receiver Transmitter (UART) format protocol. 
23. A method according to claim 14, wherein said trans- 
mitting step sends commands in the form of a command 
frame comprising: 
